Add design specification for LoRaWAN Web Portal

Based on Pflichtenheft v2.2, documents the full system design including daemon, API, frontend, and infrastructure with agreed deviations (Axum 0.8, SQLx 0.8, Vite 6, Tailwind 4). Co-Authored-By: Claude Opus 4.6 (1M context) <noreply@anthropic.com>
2026-03-19 22:27:49 +01:00
commit e706b22f31
84 changed files with 18468 additions and 0 deletions
@@ -0,0 +1,14 @@
+#ifndef _LMIC_PROJECT_CONFIG_H_
+#define _LMIC_PROJECT_CONFIG_H_
+
+// LoRaWAN Region
+#define CFG_eu868 1
+
+// LoRa-Chip (LilyGO T3 V1.6.1 verwendet SX1276)
+#define CFG_sx1276_radio 1
+
+// Debug-Ausgabe reduzieren
+#define LMIC_PRINTF_TO Serial
+#define LMIC_DEBUG_LEVEL 0
+
+#endif